

Validation and verification

of real-time data processing system
in programmable devices
for Digital J-PET scanner DAQ system

3rd Symposium on Positron Emission Tomography

Cracow, 2018

Karol Farbaniec



**This work is supported by the Foundation for Polish Science
under Grant TEAM/2017-4/39**

Validation and verification

"Validation. The **assurance** that a product, service, or system meets the **needs of the customer and other identified stakeholders...**"

"Verification. The **evaluation** of whether or not a product, service, or system **complies with a regulation, requirement, specification, or imposed condition...**"



Validation of developed system

- Key functionality assumptions based on previous project iterations
 - continuous triggered readout
 - modularity and parametrization of subsystems
- Bottlenecks candidates
 - resources
 - throughput
- Next steps in further development...

Verification in reference to programmable devices

- Data source emulation



- HLS (High Level Synthesis) simulation environment for implemented modules



- Complementary HDL simulation



- Testing and evaluating design on hardware




Data source emulation

Digital J-PET scanner module data generator in python.

Why python? Why Jupyter notebook?

- Jupyter: No hardware setup or configuration needed. Work and further development can be easily done online in web browser
- Python is high-level programming language, so creation of utility applications is fast and code is brief and legible.
- Python contains scientific libraries, so we can easily extend and integrate current application with complex mathematical models



```
JPETModuleSimulation
localhost:8888/notebook...
jupyter JPETModuleSimulation Last Checkpoint: Last Monday at 5:29 PM (unsaved changes)
Python 3.0

x_bounds = (-module_size[0]/2.0, module_size[0]/2.0)
y_bounds = (-module_size[1]/2.0, module_size[1]/2.0)
filtered_hits = []
for hit in hits[0:3]:
    if (hit[0] > x_bounds[0] and hit[0] < x_bounds[1]) and (hit[1] > y_bounds[0] and hit[1] < y_bounds[1]):
        filtered_hits.append(hit)
return np.array(filtered_hits)

@staticmethod
# both sides (A, B)
# propagation speed of signal in strip: 12cm/ns
def hit_rise_time(clean_hits, module_size, time_scaler = 1.0/12.0, time_line = 100):
    rise_td = []
    for hit in clean_hits[0:3]:
        # in x axis for time diff
        # in y axis for strip select
        base_td = module_size[0]/2.0 + time_scaler
        tl = 3.3 * np.random.randint(0, time_line)
        tl = tl*course_step
        tl = time_line
        paired_td = [base_td + hit[0]*time_scaler + tl, base_td - hit[0]*time_scaler +
                    rise_td.append(paired_td)
    return np.array(rise_td)

@staticmethod
```



HLS simulation environment for designed modules

FPGA subsystems prototyping and testing in Vivado HLS IDE.

- HLS programming language abstraction enables implementation and rough debug on main functionality faster than traditional Hardware Description languages
- HLS enables agile design optimizations with pragmas
- Software algorithms migration to programmable logic with HLS is easier because of same abstraction level implementation (C/C++)

```
*Flush_val = 1;
state = IDLE;
}
else
{
state = IDLE;
}
head->errs = 0;
head->ev_num = 0;
head->f_id = 0;
head->wC = 0;
*busy = 0;
*data_ready = 0;

break;
case HEADER:
if(input.den_in == 1)
{
from head.ev_num = (input.data_in & 0xFFFF0000);
```

Performance Estimates

Timing (ns)

Summary

| Clock | Target | Estimated | Uncertainty |
|--------|--------|-----------|-------------|
| ap_clk | 5.00 | 2.62 | 0.62 |

Latency (clock cycles)

Summary


| Latency | Interval | | | |
|---------|----------|-----|-----|------|
| min | max | min | max | Type |
| 0 | 0 | 0 | 0 | none |

Detail


Instance

Loop

Data processing system – conceptual design



Testing and design evaluation in hardware



Summary & conclusions

- Suitable verification environment enables faster development of modules
- Variety use of dedicated tools, software and programming languages is essential in complex HW/SW systems development
- Scripts, applications and designs reuse its a nice to have approach while working on R&D

- Parser and interfacing tests ongoing
- Module-wise coincidence finder as a next step